|
EASE is the ideal design entry environment for VHDL, Verilog and mixed
language designs for FPGA and ASIC.
Synthesis and simulation tool independency enables the user to select his most
favorite tools while setting-up a complete design flow.
EASE continues to be the most intuitive design entry environment in the market,
while offering all necessary features for both advanced and novice HDL
designers.
 Read more about the new features in EASE 7.1
Read more about EASE
Free 10 day trial
|
|
)
)
